


Course 01: Zynq architecture overview



CHERIF Bilel

5A-SIEC

Course material :

- A Practical Introduction to Hardware/Software Codesign.
- The zynq book.
- Xilinx Zynq TRM.
- AMBA Specification.
- The chronicles of microzed.
- Altera ARM A9 soc documents.

Course goals:

- Codesign: why ? And how ?
- Understand the main blocs functions in our architecture.
- Codesign process flow proposed by xilinx tools.

What is Software/Hardware Codesign ?



What is Software/Hardware Codesign ?

Hardware/software codesign investigates the concurrent design of hardware and software components of complex electronic systems. It tries to exploit the synergy of hardware and software with the goal to optimize and/or satisfy design constraints such as cost, performance, and power consumption of the final product. At the same time, it targets to reduce the time-to-market frame considerably.

Embedded Systems vs. General-Purpose Computing


▶ Embedded Systems

- Few applications that are known at design-time.
- Not programmable by end user.
- Fixed run-time requirements (additional computing power not useful).
- Criteria:
 - cost
 - power consumption
 - predictability
 - meeting time bounds

▶ General Purpose Computing

- Broad class of applications.
- Programmable by end user.
- Faster is better.
- Criteria:
 - cost
 - average speed

Embedded Systems vs. General-Purpose Computing



Software vs. Hardware Trade-offs

Improve Performance
Improve Energy Efficiency
Reduce Power Density

**Implement
more in Hardware**


Manage Design Complexity
Reduce Design Cost
Stick to Design Schedule
Handle Deep Submicron

**Implement
more in Software**

Distinct Features of Hardware and Software Design

	Hardware	Software
Design Paradigm	Decomposition in space	Decomposition in time
Resource	Area (#gates, #Slices)	Time (#Cycles)
Flexibility	Must be designed in	Implicit
Parallelism	Implicit	Must be designed in
Modeling	Model \neq Implementation	Model \approx Implementation
Reuse	Uncommon	Common

Codesign



Codesign

- The First Generation:

Vulcan approach and The Cosyma design system approach.

partitioning a given functional specification.


both assumed that the implementation was single-threaded and that the CPU and ASIC worked mutually exclusively into hardware and software.

- The second generation:

HW/SW partitioning was elaborated on more and extended considerably for more complex types of architectures, including more than one CPU, but also the assumption of just single-threaded program execution was extended to multiprogramming and multiprocessing. Finally, also cosimulation.

- The third generation:

handle multiprogramming and multiprocessing regarding: Heterogeneous SoC, Hardware and software complexity, and subsystems Integration.





Codesign



classic design






co-design



Codesign





Google TPU





- The TPU is not a general-purpose device like an Intel CPU or Nvidia GPU. It is an application-specific integrated circuit (ASIC) designed for machine learning, a specialized subfield of artificial intelligence.



System on board



System on chip




System on chip





Zynq

- **Complete ARM®-based Processing System**
 - Dual ARM Cortex™-A9 MPCore™, processor centric
 - Integrated memory controllers & peripherals
 - Fully autonomous to the Programmable Logic
- **Tightly Integrated Programmable Logic**
 - Used to extend Processing System
 - High performance ARM AXI interfaces
 - Scalable density and performance
- **Flexible Array of I/O**
 - Wide range of external multi-standard I/O
 - High performance integrated serial transceivers
 - Analog-to-Digital Converter inputs

ZYNQ™



Basic Design Flow for Zynq SoC



Alternative socs

because they hav

Xilinx Zynq

Zynq-7000 All Programmable
SoCs with Cortex-A9 MPCore



Altera Arria V & Cyclone V

Hard processor system (HPS)
with Cortex-A9 MPCore




Microsemi Smartfusion2


Cortex M3




Zynq




Zynq PS



Application processing unit




SIMD (Single Instruction Multiple Data) Processing in the NEON Media Processing Engine (MPE)



Zynq PS

I/O Interface	Description
SPI (x2)	Serial Peripheral Interface [10] <i>De facto standard for serial communications based on a 4-pin interface. Can be used either in master or slave mode.</i>
I2C (x2)	I ² C bus [14] <i>Compliant with the I2C bus specification, version 2. Supports master and slave modes.</i>
CAN (x2)	Controller Area Network <i>Bus interface controller compliant with ISO 118980-1, CAN 2.0A and CAN 2.0B standards.</i>
UART (x2)	Universal Asynchronous Receiver Transmitter <i>Low rate data modem interface for serial communication. Often used for Terminal connections to a host PC.</i>
GPIO	General Purpose Input/Output <i>There are 4 banks GPIO, each of 32 bits.</i>
SD (x2)	<i>For interfacing with SD card memory.</i>
USB (x2)	Universal Serial Bus <i>Compliant with USB 2.0, and can be used as a host, device, or flexibly ("on-the-go" or OTG mode, meaning that it can switch between host and device modes).</i>
GigE (x2)	Ethernet <i>Ethernet MAC peripheral, supporting 10Mbps, 100Mbps and 1Gbps modes.</i>




The GIC has four primary responsibilities over interrupt sources
Enable, Classify, Prioritize, and Distribute

Zynq PS

Interrupt controllers are hardware devices that:


- Collect multiple interrupts from external sources
- Prioritize simultaneously occurring interrupts so that the uP handles the most important interrupt first
- Manages new interrupts that the uP is currently executing as an interrupt handler
- Present prioritized interrupts one-at-a-time to the microprocessor
- Provide information as to which interrupt occurred





Zynq ps

Triple time counter two main uses are:

- Digital signal generation(PWM).
- Periodic interrupts.



Zynq PL




Zynq PL


Block RAM serves as a relatively large memory structure used whenever you need to store a bunch of data on a chip. Here are a few examples:

- A part of a FIFO between two clock domains.
- A video frame or data packet buffer in a communications system.
- Large LUT.



DSP48E1s slice can be used to perform different kinds of arithmetic operations. You also can use the slice to perform different kinds of logic operations. You can cascade multiple DSP48E slices to implement more complex functions without using any additional FPGA fabric resources.




Zynq PL-PS EMIO



Real-Time System Implementation for Image Processing with Hardware/Software Co-design on the Xilinx Zynq Platform



Grayscale



Edge Detection

Thank you :)